CMOS fabrication process as utilised in Micro-Electro-Mechanical Systems (MEMS) technology by Chatwin, Chris R
CMOS Fabrication Process as Utilised 
in Micro-Electro-Mechanical Systems 
(MEMS) Technology
by
Professor Chris R. Chatwin
University of Sussex
http://www.sussex.ac.uk/profiles/9815
Summary
 Lithography
 CMOS fabrication of an inverter
 Integrated  MEMS Systems - IMEMS
TWINSCAN AT:700S - DUV 
step and scan
AT:700S, the first model in 
ASML's new TWINSCAN 
product line, is designed to 
handle 200-mm or 300-mm 
wafers and uses Carl Zeiss' 
StarlithTM 700 deep UV 
projection optics. This high-
productivity scanning 
lithography tool combines 
innovations in system 
architecture and key 
components with the proven 
performance of Zeiss' Starlith 
optics.
Lens Field Size Overlay Throughput
NA Resolution X & Y 2pt. Global 
Alignment
300mm Wafers
With field-by-field leveling and 2-point global 
alignment. Typical exposure dose for 30mJ/cm2
Variable
0.50
to 0.70
<150nm 26 X 32mm <32nm >62wph
Microlithography
In semiconductor manufacturing, microlithography is used to transfer the pattern of circuitry from a photomask (a quartz 
plate containing the "master copy" of microscopic integrated circuitry) to a wafer (a thin slice of silicon or other 
semiconductor material on which chips are made).
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Each IC is cut out of the wafer and packaged 
separately in a plastic frame with connectors.
1
A tube-like cylinder of the semiconducting 
material silicon is cut into slices.
6
Steps 3 to 5 are repeated 20 to 30 
times to build the layers necessary 
for the three-dimensional structure 
of the IC on the wafer.
2
Each slice of silicon is polished to 
obtain an ultra-flat wafer.
3
A thin layer of photoresist is deposited 
on the wafer
4
On the wafer stepper or the Step & Scan 
system, the lithography process is used to 
expose a pattern from a mask into the 
photoresist on the wafer.
5
In the development process, the 
unexposed resist is washed away, 
leaving the exposed pattern on the 
wafer. 
Silicon Wafer
Wafers are sliced 
from large, 
cylindrical silicon 
crystals, then 
polished for use in 
chipmaking. 
Wafers are the 
starting point for 
the chip 
fabrication cycle.
Epitaxial Silicon
Epitaxial Silicon 
(“epi”) is a special 
layer of extremely 
pure silicon crystal 
grown on some 
wafers to enhance 
chip performance.
Dielectric Deposition
Using Chemical Vapor 
Deposition (CVD) 
technology, an 
insulating material is 
deposited on the 
wafer surface, forming 
a thin layer of solid 
material on the chip.
Photolithography
Photolithography projects 
a microscopic circuit 
pattern on the wafer 
surface which has a light-
sensitive chemical like the 
emulsion on photographic 
film. It is repeated many 
times as each layer of the 
chip is built.
Reticle Inspection
Reticle Inspection 
systems help ensure 
that the image of the 
circuit pattern used by 
the photolithography 
system is defect-free.
Etching
Etching removes selected 
material from the chip 
surface to create the device 
structures.
Ion Implantation
Ion Implantation accelerates 
“dopant” materials to a high 
velocity so they can penetrate 
(“implant”) the wafer surface 
and change the conductivity 
of the film.
Rapid Thermal Processing
Rapid Thermal Processing 
(RTP) subjects the wafer to a 
very brief, intense burst of 
heat that can go from room 
temperature to 1000°C in 
seconds. This technology is 
used to change the 
characteristics of the 
deposited film.
Dielectric Deposition
Using Chemical Vapor 
Deposition (CVD) 
technology, an insulating 
material is deposited on 
the wafer surface, forming 
a thin layer of solid 
material on the chip.
Photolithography
Photolithography projects 
a microscopic circuit 
pattern on the wafer 
surface which has a light-
sensitive chemical like the 
emulsion on photographic 
film. It is repeated many 
times as each layer of the 
chip is built.
Reticle Inspection
Reticle Inspection 
systems help ensure 
that the image of the 
circuit pattern used by 
the photolithography 
system is defect-free.
Etching
Etching removes selected 
material from the chip 
surface to create the 
device structures.
Metal Deposition
Using Physical Vapor 
Deposition (PVD) argon atoms 
are shot at a “target” of pure 
metal. These metal atoms then 
chip off and deposit on the 
wafer surface.
Electroplating
Electroplating transfers 
copper to a wafer immersed 
in a chemical solution.
Chemical Mechanical Polishing
Chemical Mechanical Polishing 
(CMP) combines abrasive 
particles in a reactive liquid 
solution to flatten the 
microscopic hills and valleys on 
the wafer's surface.
After processing, the chip is 
coated with a plastic or 
ceramic material to seal it 
tightly from the 
atmosphere. 
Copper—the conductor for 
future chips
Copper is emerging as a 
new “wiring” material 
inside the chip. Chipmakers 
currently use aluminum for 
these wires, but copper can 
carry more current through 
the increasingly tiny circuit 
lines in the latest chip 
designs. The use of copper 
will allow faster, more 
powerful chips.
SEM Metrology & Inspection
Scanning Electron 
Microscopes (SEMs) 
measure the size of circuit 
features at very high 
magnification to check the 
accuracy of the 
manufacturing process.
Other types of SEMs review 
and classify defects on the 
wafer—such as particles or 
scratches—in order to help 
find their source.
Defect Detection
Defect Detection systems 
identify possible defects on 
wafers as they move 
between processing steps.
Silicon Etch DPS Plus Centura
High-productivity sub-0.15µm silicon dry 
etching for transistor and gate formation
Metal Etch DPS Plus Centura
Advanced interconnect formation 
with the industry's lowest cost-per-
wafer metal dry etching
Dielectric Etch eMAX™ system 
Endura® Aluminum Interconnect Endura® Electra Cu™ Barrier/Seed
Endura SL – Cu/Al Electra™ Cu ECP - High Volume
Aluminium and Copper Inter-connect
Reflexion™ 300mm CMP
The Reflexion system is 
Applied Materials' 300mm 
CMP platform. The Reflexion 
system offers 300mm 
processing capabilities for 
oxide, STI, polysilicon, 
tungsten, and copper 
applications. 
Sub-Atmospheric Chemical Vapor Deposition (SACVD)
Using TEOS (tetraethylorthosilicate) and Ozone (O3) chemistry 
at near-atmospheric pressure, SACVD quickly proved its ability 
to achieve excellent step coverage, void-free gap-filling and 
superior planarization characteristics in high aspect ratio 
structures down to 0.25 micron with high throughput and 
reliable operation.
Rapid Thermal 
Processing (RTP)
RTP was originally 
developed to address 
implant anneals and the 
formation of silicides. Later 
these processes spread to 
include oxidation and 
nitridation. Oxidation 
occurs when the wafer is 
heated very quickly in 
oxidizing gases to form 
silicon dioxide layers on 
the wafer surface. 
Low Pressure Chemical Vapour Deposition
(LPCVD)
Polysilicon and silicon nitride are deposited using 
low-pressure CVD, or LPCVD, batch systems
such as horizontal or vertical furnaces. 
Ion Implantation
9500xR   energy ranges of 2 to 
750 kilo-electron volts, or "keV." 
The PAS 5500/1100 Step & Scan tool utilizes Carl Zeiss’ new StarlithTM 1100 lens, whose 0.75 NA 
matches the industry's largest. High-quality optical materials and coatings result in high transmission 
of 193nm-wavelength light. The illumination source is a 2 kHz, 10 W laser with a bandwidth of 0.35 pm.







Processing of  a
p-Type Region in
n-Type Silicon
pn junction diode
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